Two digital techniques are described in this tutorial, both aimed at improving the accuracy of delta-sigma data converters. The first one corrects adaptively for mismatch errors in a MASH ADC, while the other acquires and then corrects for the nonlinearity of the intemal multibit DAC used in the ADC.
Introduction
This tutorial describes two recently developed digital techniques which can achieve high-performance delta-sigma conversion while using low-performance analog components. The first technique performs an adaptive digital correction of analog errors in MASH ADCs to compensate for the mismatch between the analog and digital noise transfer functions [I] . The second technique acquires a digital estimate of the DAC element errors from the DAC input signal and the overall ADC output signal in multibit AX ADCs, after both signals were digitally preprocessed and then corrects the output signal. It is independent of the oversampling ratio, and does not raise the noise floor. Both techniques can be used in the background, continuously correcting not only for static defects but also for process variations caused by temperature and aging effects.
The tutorial is organized in two parts as follows. In the first part, the adaptive digital correction technique useful in MASH ADCs is described, and a typical hardware implementation shown. Design examples are given to illustrate the described principles. In the second part, the digital correlation technique for the estimation and correction of DAC errors in multibit MASH AX ADC is described. System level simulation results are shown to verify the theory. Figure 1 shows the simplified diagram of a 2-0 two-stage MASH ADC.
Adaptive Quantization Noise Correction

Adaptive Correction Using Test Signal Injection
The key analog imperfections of the MASH ADC are the pole and gain errors of the first-stage integrators. Detailed analysis of the effects of these linear errors [ 1 I] [ 131 indicates that they introduce a parasitic leakage path for the first-stage quantization noise el to the output v, (Fig. l) , so that the output voltage in the z-domain is given by Vm?.,,, (2) = Vmideol (2) + &&age (2) E 1 (2).
(1 1
Assuming small relative errors, the transfer function Hleakage(z) of this noise leakage can be approximated well with a finite Taylor series expansion
where the coefficients A0 . . . AM-^ are functions of the DC op-amp gain ADC and of the relative capacitor errors A, = -of the integrators. The filtering effect of the (1-z-')a factors depends on the oversampling ratio OSR. To estimate the order of magnitude of the noise leakage, the first five coefficients A0 . . . A4 were calculated for the 2-0 MASH ADC, and presented in [l 11. Assuming ADC = 54 dB and A c = 0.8%, the order of magnitude of A0 is and of
Al . . . A4 it is
The first two terms (A0 and A I ) depend only on the finite DC op-amp gain ADC, and A0 is usually negligibly small. Note that an accurate a priori estimation of A. . . . AM is not possible, because of the random nature of the variables ADC and Ac. However, an accurate evaluation is necessary, because of the high sensitivity of the S N R performance to these values. In our approach, we have hence adopted an adaptive estimation of the errors introduced by these analog circuit imperfections [lo] . This is explained below.
In the expression (2) for the noise-leakage transfer knction H l e a k a g e ( z ) , the output errors introduced by the terms Ai(l -z -' )~ decrease rapidly with the order i of the term.
This shows that the effect of the analog imperfections can be suppressed by incorporating in the structure a simple loworder digital correction path for the quantization error which cancels the leakage signal. This correction can be provided [IO]. Therefore, the digital correction signal WL should be a negative estimate of the noise leakage.
Since the main component of we in Fig. 1 is the negative first-stage quantization noise (-el) converted by the second stage, its t-transform is given by
and hence the digital correction signal W L in Fig. 2 is given by 
Test-Signal Based Adaptation
For adaptively adjusting on-line the coefficient vector 1, a test signal ts-is entered into the modulator at its least sensitive node, i.e. before the first-stage quantizer, and it is detected and adaptively cancelled in the output signal vm (Fig. 2) . The test signal t s is a pseudorandom, two-level zero-mean white noise, so it is uncorrelated with the input signal u1 and with the quantization noises el and e2. The test signal is added to the quantization noise el, and it behaves similarly to the quantization noise. Since t s follows the same parasitic leakage path toward the output ' U , as the quantization noise el, removing t s from the output 0 , requires the same operation as removing the remainder of the quantization noise el from w , . In other words, the minimization of the test signal in the output is equivalent to the minimization of the noise leakage.
Even though the test signal has statistical properties similar to those of band-limited white noise, it is deterministic and filly known. Therefore, it can be detected in the output w, by using a correlation process between the output w,, and the digital replica of t s ( where K is the block size, j is the current adaptation step and y is the adaptation coefficient. The M-element column vector
can be used without a test signal by replacing the te:st-signal .______________________ power measurement with the first-stage quantization error el measurement. But the power of el cannot be measured with the same accuracy, because el is not known, and it is strongly correlated with the input signal u1. Therefore, an adaptation process using the correlation between w, and el is inputsignal dependent, and hence it is more suitable for of-line calibration. However, the test-signal approach described in this paper offers a robust on-line error correction strategy.
Since the test signal t s is uncorrelated with other components of the output signal v, such as u1, el and e2, its power can be measured selectively. Simulations show that even if the test-signal power is much lower than the power of other components of the output signal w, (say, 1% of the full scale input signal power), its power can still be determined with high accuracy, and hence the updating of the coefficient vector 1 can be done accurately. Note that the error correction using the test signal t s takes place on-line, in the background during the actual data conversion, so it can follow any drift introduced, e.g. by aging or temperature changes. Also, the test signal acts as a dither signal for the first stage of the MASH, thus improving its performance [ 16, Chapter 31.
A minor drawback of using test-signal injection is a slight loss (-1 dB) in the dynamic range due to the earlier overflow of the first-stage quantizer. Finally, note that the proposed test-signal approach is a linear correction method, so it can be used only for correcting linear errors, but not any harmonic distortion introduced by the analog circuitry [7] .
Adaptive Filter Implementation
Design Examples
2-0 MASH ADC with 1-bit First-Stage Quantization
In this first design, a simple 2-0 MASH ADC was considered, which was then successfully fabricated and tested [ 121 [ 131 in order to get a working prototype for the adaptive errorcorrection scheme, and to verify the simulation results [ IO]. The first-stage modulator was chosen to be a second-order single-bit ( N I = 1 bit) delta-sigma modulator, followed by an extemalmultibit (N2 = 12 bit) pipelined ADC. The interstage coupling (a, P, mo, ml and m2 of Fig. 1 ) was designed to allow the lowest possible analog hardware complexity, which eliminates the analog subtraction block (a = 1, p = 0). This simple interstage coupling circuit results in a loss of approximately 6 dB in the dynamic range of the modulator compared to the general coupling path presented in Fig. 1 . However, this degradation was considered acceptable, because the main purpose of this design was to show the effectiveness of the adaptive noise-leakage compensation rather than producing an ADC optimized for dynamic range. The second-order first stage incorporating the test-signal path was fabricated in the Orbit 1.2 pm double-poly CMOS process [12] . The die photo is shown in Fig. 4 . The MASH operated at a fs = 1 MHz sampling rate and O S R = 4. The second stage was realized by an AD9220 chip. The digital outputs of the two chips were collected by a data-acquisition board and post-processed in a PC. Fig. 5 shows the measured output spectra with and without compensation for a sine-wave input. The input signal frequency was 1.5 kHz, and the fullscale differential input voltage was 5 V p p . Using compensation, the S N D R (Fig. 6 ) was improved by 16 to 18 dB over the linear input signal range, which verified the effectiveness of the compensation.
To update the coefficient vector 1 of L c ( z ) , the simple SS-BLMS algorithm was selected, since it can be implemented using digital logic circuitry with finite precision, and integrated on the same chip with the MASH modulator. Therefore, high-speed multiplications in the correlator are replaced by summations, and the updating of the coefficients in 1 can be performed by simple additions or subtractions with a constant step size 7 , as illustrated by eq. (5). These are performed as up-down counting operations in the SSBLMS update, which are easy to implement especially if y is chosen to be equal to the step size Next, an improved 2-0 MASH ADC structure is presented (Fig. 1) . There are several structural changes [14] . The multiplier mo < l was added to prevent the second stage from overloading. To compensate for this attenuation, the digital output 212 must be scaled up by m2 = $ > 1, which amplifies the quantization noise e2 of the second stage, and reduces the S N R of the system. In this structure, by adjusting p and m l , an optimal weighting of the input yi2 and the output vla of the first-stage quantizer in the second-stage input signal ' 1 1~~ can be achieved. This results in the largest possible value for mo and, in turn, the least possible amplification of the quantization noise e2 [16, Section 7.3.11.
The usable input signal range 2~1 was also increased by a modification in the first stage. Using a tri-level quantizer in the first stage instead of a simple comparator [ 181, the usable input signal range u1 was extended by 6 dB (Fig. 8) . The linearity of the tri-level feedback DAC is critical, but a highlyaccurate tri-level DAC was described in [ 191 which used extra switches and simple circuitry to insure linearity. This tri-level quantizer offers a good trade-off between S N R performance and circuit complexity, especially if one wants to avoid a multibit mismatch-shaping DAC [16, Section 8.3 .31 in order to reduce the chip area. The optimized parameters are also shown in Fig. 1 .
To obtain a large-bandwidth and high-resolution ADC, a high sampling frequency (fs = 100 MHz) was chosen combined with a low oversampling ratio ( O S R = 8). For the second stage, a 10-bit pipelined ADC was chosen. Because the coefficient p # 1, a delayed version of the analog input signal u1 is introduced into the second-stage input 212. Therefore, the nonlinearities of the second stage may affect the linearity of the overall system. However, the harmonics of u1 introduced by the pipelined ADC are attenuated by Nl'Fld(z), e.g. by 18 dB for O S R = 8, so a 13-bit linear performance is still easily achievable. Note that the linearity requirement for the second stage can be relaxed if /3 = 1 is chosen, and hence uza = -el (Fig. 1) . Therefore, the nonlinearity of the pipelined ADC will not introduce harmonic distortion of the input signal u1, but only a colored pseudo-noise error [20] . 
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However, 0 = 1 changes the probability density function of uza, which causes an approximately 6 dB drop in the S N R compared to when = 2. In conclusion, one should be aware of the T H D versus S N R trade-off described above.
With an input sampling capacitor Cs = 6 pF, the noise floor can be lowered to -92 dB (15 bits). The progression of the adaptive process is illustrated in Fig. 7 , and the resulting performance is presented in Fig. 8 ; a peak S N R of 86 dB was obtained for the optimized 2-0 MASH structure presented in Fig. 1 . Due to the analog circuit imperfections, the S N R performance drops by more than 25 dB (Fig. 8) . However, as shown in the same Figure, using the adaptive error correction method the effects of the analog circuit imperfections can be nearly completely suppressed. Next, the digital algorithm correcting for multibit DAC nonlinearities will be discussed. where woff is the constant DAC offset. Each error ei is modulated by a sequence bi (IC).
Principle of the estimation and correction
In the output of the ADC, the modulated errors are also affected by the DAC error transfer function, as shown below: To acquire the error values from the ADC output, we need to suppress sufficiently the interferences from the input signal, quantization noise and DAC offset. The input signal is at lower frequencies, and hence can be partially suppressed by a high-pass filter, which also suppresses the DAC offset. This filtering will not attenuate the modulated errors too much, because due to the random scrambling the b i ( k ) have their power distributed over a wide spectrum. For the quantization noise, which also has a wide spectrum, filtering does not work. However, quantization noise is a random signal and is uncorrelated with the modulated errors. Therefore, correlating the high-pass-filtered ADC output with the modulating sequences b Z ( k ) should suppress the quantization noise and extract the errors. Unfortunately, the sequences bi(k) used in the correlation are correlated among themselves, so the result contains linear combinations of the errors. To separate out single errors, which is necessary for later correction, the exact relationship between the sequences should be known.
Sequences bi(k) can be separated into two parts: the mean value of all M bit streams plus the individual deviations n i ( k )
Here, holds. The sequences n j ( k ) on the right side of (IO) can be separated into two parts, a scaled version of ni(k) plus a sequence mi(lc) which is uncorrelated with ni(lc):
Because the scrambling is random, all n j ( k ) ( j = The errors ei are thus modulated by n , ( k ) at the DAC output.
The larger the power of the quantization noise, the more clock periods are needed to suppress it. MASH AIXs often have much less quantization noise power in their final outputs than single-loop AX ADCs. This is the reason we propose the technique in the context of a MASH ADC here.
On the basis of the derivation given above, the error acquiring and correction proce? is performed as follows (see Fig. 9 ): as indicated in (9) 
The estimate of n: ( k ) I S obtained in the digital domain then by filtering ni(k) with a digital filter EPF, emulating ETF, resulting in ~? $ ( k ) .
The result enters the same high-pass filter (HPF) that is used to suppress the anput signal and becomes n y ( k ) . Finally, the n y ( k ) are correlated (in block CORR) with the high-pass-filtered ADC output y'(k), giving 
Simulation results
All simulations were done using Simulink and the Schreier Toolbox for AX Modulators [26] . The multibit DAC in the first stage was assumed to have 33 levels and 32 unit elements. The value of (Y was assumed to be 1. A random 0.1% rms error was introduced into the unit elements when modeling the real DAC. Fig. 10(a) shows the output spectra of the MASH ADC using an ideal DAC as well as using a real DAC, with no calibration or dynamic element matching used. Here the clock frequency was 100 MHz and the oversampling ratio was 4. With a 1.56 MHz, -0.92 dB sine-wave input, the output SNDR was 102.6 dB for the ideal case and 76.2 d:B for the real case.
The simulation results of two dynamic element matching algorithms under the same conditions are shown. Zeroorder randomization only caused a 3.1 dB improvement in the SNDR, since it raised the noise floor, althought it removed 188 10-3-6 the tones, as shown in Fig. 10(b) . Data-weighted averaging lowered the noise floor, but caused strong signal-dependent tones and only achieved an SNDR of 85.2 dB, as shown in Fig. lO(c) . Using the same real DAC, the proposed technique raised the output SNDR to 101.5 dB under the same conditions after a correction process lasting 13 1,072 clock periods. The output spectrum is shown in Fig. 10(d) .
Conclusions
Two digital techniques were described in this tutorial, both aimed at improving the accuracy of delta-sigma data converters while using low-performance analog components.
